Data Systems > QUESTIONS & ANSWERS > CEA 201 - Unit 5(muti) (All)
CEA 201 - Unit 5(muti) ________ can send data to the processor twice per clock cycle. A. CDRAM B. SDRAM C. DDR-DRAM D. RDRAM - C ________ increases the prefetch buffer size to 8 bits. A. CDRAM ... B. RDRAM C. DDR3 D. All of the above - C _________ can be caused by power supply problems or alpha particles. A. Soft errors B. AGT errors C. Hard errors D. SEC errors - A __________ can be caused by harsh environmental abuse, manufacturing defects, and wear. A. SEC errors B. Hard errors C. Syndrome errors D. Soft errors - B __________ increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip. A. DDR2 B. RDRAM C. CDRAM D. DDR3 - A A __________ contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it. A. RAM B. SRAM C. ROM D. Flash memory - C A DDR3 module transfers data at a clock rate of __________ MHz. A. 600 to 1200 B. 800 to 1600 C. 1000 to [Show More]
Last updated: 1 year ago
Preview 2 out of 3 pages
Loading document previews ...
Buy this document to get the full access instantly
Instant Download Access after purchase
Buy NowInstant download
We Accept:
Can't find what you want? Try our AI powered Search
Connected school, study & course
About the document
Uploaded On
Jul 28, 2024
Number of pages
3
Written in
This document has been written for:
Uploaded
Jul 28, 2024
Downloads
0
Views
25
In Scholarfriends, a student can earn by offering help to other student. Students can help other students with materials by upploading their notes and earn money.
We're available through e-mail, Twitter, Facebook, and live chat.
FAQ
Questions? Leave a message!
Copyright © Scholarfriends · High quality services·